5 lines
62 B
Plaintext
5 lines
62 B
Plaintext
|
module top ( input wire x, output wire y )
|
||
|
|
{
|
||
|
|
assign x = y;
|
||
|
|
}
|