8 lines
70 B
Plaintext
8 lines
70 B
Plaintext
|
module identity (
|
||
|
|
input wire a,
|
||
|
|
output wire x
|
||
|
|
)
|
||
|
|
{
|
||
|
|
assign x = a;
|
||
|
|
}
|