futilehdl/doc/examples/comparator.fut

8 lines
112 B
Plaintext
Raw Normal View History

2022-01-04 19:37:54 +00:00
module comparator (
input wire [8] a,
input wire [8] b,
output wire eq
) {
2022-01-17 18:20:51 +00:00
assign eq = ~reduce_or(a ^ b);
2022-01-04 19:37:54 +00:00
}