futilehdl/lib/builtins/main.hyd

comb reduce_or<T> (
	a: T
	)
	-> Logic<1> {
	reduce_or(a)
}