module clockdiv_2 ( clk: Logic, rst: Logic ) -> Logic { proc (clk) { match (~rst) { 0 => out_clk = 0, 1 => out_clk = ~out_clk } } }