notafile
/
futilehdl
1
0
Fork 0
Code Issues Pull Requests Projects Releases Wiki Activity

remove unused file

This commit is contained in:
notafile 2022-01-04 20:38:52 +01:00
parent bd2e6702f6
commit 93d106d7c3
1 changed files with 0 additions and 10 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
identity.fut
View File

@ -1,10 +0,0 @@
module halfadd (
input wire a,
input wire b,
output wire sum,
output wire carry
)
{
assign sum = xor(a, b);
assign carry = and(a, b);
}